The paper presents a two dimensional analytical subthreshold model of Nanoscale Cylindrical Surrounding Gate (SRG) MOSFET with localised/fixed interface charges. The model is used to study the effect of localised charges induced at the semiconductor/oxide interface due to the hot carrier induced damage, stress induced damage or radiation induced damage on the electrical performance of the device. The device reliability issues of Nanoscale Cylindrical SRG MOSFETs under localised interface charges are also studied and effects of extension, position, density and polarity of interface localised charges are discussed in detail in terms of change in potential, threshold voltage shift, drain current degradation.
INTRODUCTION
Nanowire or nanoscale Cylindrical Surrounding-Gate (SRG) MOSFET has been recognized as one of the possible choices to boost CMOS performance boost beyond the conventional scaling limit. 1 In principle, Surroundinggate MOSFET can provide the best controllability of short-channel effects (SCEs), 2 which are the predominant factors that limit how far a MOSFET can be scaled down. Nanoscale cylindrical SRG MOSFET is one of the most promising device architecture to extend CMOS scaling, as it provides enhanced electrostatic control of the channel. 3 4 Historically, devices have been scaled to improve device and circuit performance but a major concern is long term reliability. The evaluation of long term reliability of MOS VLSI circuits is becoming more important as the complexity and density of VLSI chips increase. So circuit reliability issues need to be addressed rigorously in the early design phase. There are many factors responsible for the device damage problems. The most important are: (1) process induced, 5 (2) stress induced damage, 6 (3) radiation induced damage 7 and (4) hot carrier induced damage. 8 For MOS technologies, ionizing radiation generally increases * Author to whom correspondence should be addressed. the positive oxide charge density and interface state density which causes threshold voltage shift and transconductance degradation. Stress induced damage can be two types: electrical stess and processing damage i.e., induced by plasma etching. 6 The need for sub-100 nm devices in CMOS circuitry necessitates the use of plasma etching for pattern transfer processes. However, the damage to the gate oxide and oxide/Si interface induced by plasma etching can adversely affect yield, performance and reliability. The degradation of MOSFET characteristics due to the injection of hot carriers in the gate oxide stands as one of the most important challenges to further progress of device down-scaling. The hot-carrier effect is mainly caused by the high electric field in the channel near the drain junction which provides enough energy to the channel electrons which may generate electron-hole pairs through impact ionization. The generated holes are attracted to the substrate to form the substrate current and the electrons are swept toward to the drain. If the electrons get enough energy to reach the Si-SiO 2 interface and surmount the barrier, gate current is resulted. This gate current more or less creates damage in the oxide or on the interface near the drain junction and device performance is degraded. In past three decades, a lot of work has been focused on the hotcarrier degradation of conventional MOS transistors.
The damage is commonly believed to result in (a) charge trapping in the gate oxide 12 and (b) interface-state generation at the Si-SiO 2 interface. 13 14 Recently hot carrier effect has been studied in SOI MOSFET 15 16 and pi-gate p-MOSFET. 17 All types of damages result in induced localised charges at the Si-SiO 2 interface. The localised interface charges induced is summarized in the formation of a narrow defective interface region. The interface trap or oxide-trapped charges which exist at the semiconductor/oxide interface can be transformed into equivalent localised interface charges. A lot of research work has been done to study the effect of localised charges on SRG MOSFET. [18] [19] [20] [21] Previous models model did not incorporate SCE and have assumed a parabolic surface potential profile which may not be useful for sub-90 nm gate lengths. Further the effect of localised charges on subthreshold current, subthreshold slope and DIBL have not been studied which are extremely important for sub-100 nm devices. In this paper, we have used Evanescent Mode Analysis (EMA) technique which suits well for Nanoscale Surrounding Gate (SRG) MOSFET. Cylindrical coordinates have been used to solve the Poisson's equation which is appropriate for finding the solution for the cylindrical geometry. To characterize the damage induced localized charges, one usually measures it in terms of the change in potential, thresholdvoltage shift, drain current and transconductance degradation. This work is an indicative study which is useful to study the behavior of localized charges and their effect on the device performance. Bouhdada et al. 22 presented a threshold voltage variation model for a stressed MOS-FET with a Gaussian distribution for the interface charges. While the Gaussian function yields a better approximation of the defect distribution, such a model is quite complex. To develop a simplistic analytical model, we have employed the step-function approximation for the interface charge distribution. The effect of density of localised interface charges (positive and negative), length of damaged region, and position of damaged region on the device characteristics (Potential, Conduction band energy, Valence band energy, Threshold Voltage, Subthreshold current and Subthreshold slope) has been analyzed and exhaustive simulation have been done using 3-D device simulator 23 to validate the analytical results. Apart from giving deep insight into the device physics, the analytical results are useful in predictive compact subthreshold modeling of SRG MOS-FET. We have used radius of the silicon pillar (R) > 5 nm and thus quantum mechanical effects (QME) can be neglected 24 without compromising the accuracy of the results. Figure 1 shows the schematic cross section of the simulated Nanoscale cylindtical SRG MOSFET structure with localised interface charges. The models activated in simulation comprises of field dependent mobility, concentration dependent mobility model along with the Shockley-Read-Hall (SRH) recombination models for minority carrier recombination. Density of localised charges has been set using the QF parameter in the INTERFACE statement. In order to study the effect of location and extention of localised charges, we have divided the damaged device into three regions and the surface potential is obtained by solving the two-dimensional (2-D) Poisson's equation separately in three regions and applying potential and field continuity conditions at interface of three regions, i.e., L 2 (length of damaged region),
MODEL DESCRIPTIONS
To solve for potential distribution in Silicon film, we start with the Poisson equation in cylindrical coordinates as:
where r z is the potential distribution in the silicon film, N a is the doping in the silicon film, q is the electron charge and si is the dielectric permittivity of silicon. The 2D potential distribution r z can be obtained using superposition technique. The potential, r z can be split into two components: long channel solution V r to the Poisson's equation and short channel solution U r z to the Laplace equation i.e., r z = V r + U r z
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The boundary conditions required for the solution of 2D potential r z are as follows.
The center potential is a function of z only:
The electric field at the center of silicon film is zero:
The electric field at the silicon oxide interface is given by:
where V fb is the flat band voltage of the damage free region, C oxcyl is the gate oxide capacitance per unit area of the cylindrical-gate MOSFET, and is given as:
c z is the potential at the center of the silicon film, V bi is the built in voltage, V ds is the drain to source voltage, V gs is the gate to source voltage, ox is the dielectric permittivity of oxide, t si is the silicon film thickness, and t ox is the oxide layer thickness. Now V fb can be written for three regions as:
Here N f is the density of localised charges which can be positive or negative. V fbi is the flat band voltage for three different regions as shown in Figure 1 . Solution of (2) using boundary conditions (4a)-(4c) can be expressed as:
The general solution of the Laplace equation in cylindrical coordinates is given by:
Where J m is the Bessel function of order m. 25 keeping only terms with m = 0 (since the potential cannot depend on due to cylindrical symmetry) we can write it as:
where k n = 1/ n are the eigenvalues of
Due to rapid decay of the Bessel Fourier series coefficients as shown in Appendix (A8)-(A11) the first term is dominant and the two dimensional potential for the three regions can be expressed as:
16 si
Where A i and B i are given in Appendix. Continuous potential for the complete channel length can be written as:
By setting the first derivative of (10a) at r = t si /2 to zero, the minimum surface potential and its position can be expressed as:
Subthreshold drain current I sub can be evaluated by using equation of surface potential (10b) as:
Here V s is the source voltage and V d is the drain voltage. From the Subthreshold Current, the threshold Voltage can be calculated using constant current method. 26 27 The threshold voltage is measured at the drain current of 6 × 10 −7 A. And subthreshold slope can be expressed as: 
RESULTS AND DISCUSSION
Effect on Flat Band Voltage V fb
For interface acceptor-type traps which appear at the SiSiO 2 interface, damaged region will accept an electron if the trap level is located beneath the Fermi level. In this situation, damaged region acts as negative localized charge. Similarly a donor type interface trap acts as a positive localised interface charge. Therefore induced interface traps can be transformed into equivalent localised interface charges. The MOS structure of a device form a MOS capacitor, and there is a band bending due to the work function difference between the metal and the semiconductor. The effect of immobile/localised charges at the interface of oxide and semiconductor is such that additional band bending takes place due to these localised charges. Figure 2 (a) illustrates that the effect of localised interface charges can be incorporated through change in Flat band Voltage (V fb as the conduction band and valence band energy is raised (lowered) in the damaged region for negative (positive) localised charges. The amount of change in the Flat band voltage ( V fb depends upon the thickness of the gate oxide (t ox , permittivity of the oxide ( ox , and density of interface localised charges (N f and is given by:
Figure 2(b) shows the effect of localised charges on electron concentration. Positive localised charges at the Si-SiO 2 interface induces negative charges in the channel thus enhancing the inversion charge density. On the other hand negative localised charges induces positive charges in the channel.
Effect on Surface Potential and Threshold Voltage
Figures 3(a and b) shows variation in surface potential profile with localised charges. For negative (positive) localised interface charges the surface potential is lowered (increased) in the damaged region because the Flat band voltage (V fb in the damaged region increases (decreases) depending on the nature of localised charges. In case of the negative (positive) interface localised charges, the minimum surface potential appears in the damaged (undamaged) region. Due to the step in the surface potential the damage-free zone is turned on before the damaged one in case of negative localised charges whereas in case of positive localised charges damaged region is turned on first. For 1 × 10 16 m −2 density of localised charges and length of damage region (= L/2), threshold voltage is reduced by 11.76% (increased by 26.47% ) in case of positive (negative ) localised charges and this change i.e., ( V th increases as the density of localised charges is increased as shown in Figure 4 . The rate of change in threshold voltage ( V th is more for negative localised charges as compared to positive charges because the minimum surface potential remains nearly unchanged for positive localised charges when density of localised charges is increased whereas for negative localised charges minimum surface potential is changed significantly with density of localised charges and its position (i.e., x min shifts more towards the source side as the length of damaged region is increased. Figure 5 shows the impact of length of damaged region on the threshold voltage of the damaged device. When damaged region's length is small the change in threshold voltage is negligibly small but as the length of damage region increases threshold voltage decreases (increases) for positive (negative) localised charges respectively. Figure 6 shows the effect of varying the radius of silicon pillar on the threshold voltage of undamaged and damaged device. As can be seen from the figure, for Distance along the channel (nm) Figure 7 illustrates the behavior of localised charges located at the source side. When localised charges are induced due to hot carrier effect they are generally located near the drain. 18 But if the localised charges are induced due to radiation damage, plasma etching or stress induced they may occur anywhere at the Si-SiO 2 interface near the source side also. [15] [16] [17] of an electron-hole pair (EHP). The radiation induced electrons are much more mobile than the holes and are swept out of the oxide layer very fast under the influence of strong transverse electric field. The holes that are relatively immobile cause a negative shift of the flat band voltage on the electrical characteristics of device. Thus radiation induced damage generally increases the positive oxide charge density and interface state density which causes device threshold voltage shift and reduce device channel transconductance. Similarly stress induced damage causes charge trapping in the gate oxide and interface states generation at the interface. 16 So when the damaged region is near the drain side and has positive fixed charges, it screens the undamaged region from the drain bias. On the other hand when the damaged region having negative fixed charges is near the source side, undamaged region screens the damaged region. For sub-100 nm device dimensions, it is increasingly important to model SCEs such as drain-induced barrier lowering (DIBL) and threshold voltage roll-off accurately. Table I shows threshold voltage roll-off due to higher drain bias V th = V th V ds = 0 05V − V th V ds = 0.5 V) for both damaged and undamaged device. The positive (negative) charges near the drain (source) side effectively suppress the field penetration from the drain, and thus, the threshold voltage reduction due to DIBL is reduced. Therefore, as shown in Table I the reduction in threshold voltage due to higher drain to source voltage (V ds is less in case of positive (negative) localised charges lying near the drain (source) side because of the screening effect. Figure 8 shows threshold voltage reduction (for both undamaged and damaged devices) as the 
Simulated Analytical 1.E-11
1.E-09
1.E-07
1.E-05 
Effect on Subthreshold Current and Subthreshold Slope
Change in the charge distribution, flat band voltage, potential and threshold voltage due to localised charges leads to degradation of subthreshold current and subthreshold slope. Positive (negative) localised charges result in the increase (decrease) of subthreshold current as shown in Figure 9 . For negative localised charges I on (I off decreases by 0.9 A (1.01 nA) whereas for positive localised charges I on (I off increases by 0.7 A (2.48 nA). Thus Positive localised charges increases both the I on and I off but the order of the increase in the I off is much more than the 1.E-11
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1.E-08
1.E-06 I on . The overall result is that the I on /I off ratio is reduced from 1.9 × 10 4 to 6.8 × 10 3 for positive localised charges and increased from 1.9 × 10 4 to 9.1 × 10 4 for negative localised charges. Figure 10 shows that subthreshold slope variation with channel length for both damaged and damage-free device. Subthreshold slope is more (less) in case of positive (negative) localised charges because of the enhancement (decrease) in the subthreshold current (i.e., off-current). At 70 nm gate length positive (negative) localised charges increases (decreases) the subthreshold slope by 1.56% (1.06%). Figure 11 shows the effect of radius of silicon pillar on the subthreshold current for both undamaged and damaged device. As is clear from the figure thicker silicon body leads to higher I off . For undamaged device increasing silicon pillar radius (R) from 5 nm to 15 nm increases the I off from 0.061 nA to 1.27 nA. Similarly for positive localised charges I off increases from 0.124 nA to 3.75 nA and for negative localised charges I off increases from 0.012 nA to 0.26 nA. However, regardless of higher subthreshold leakage, thicker silicon bodies provide higher driving current which is proportional to area t 2 si . Thus for applications where low off current is required device with smaller value of R should be used. The trade-off between how to keep low subthreshold degradation and to have high driving capability should be accounted for simultaneously as the device is designed for the circuit application.
CONCLUSION
Presence of Localised charges at Si-SiO 2 interface causes a step in the potential profile which results in the shift of threshold voltage, degradation of subthreshold current and subthreshold slope of the device. The analytical results are verified with the simulated results and it can be concluded from the results that negative (positive) localised charges leads to increase (decrease) in threshold voltage and decrease (increase) in subthreshold current and subthreshold slope of the device.
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APPENDIX
The continuity of surface potential and electric field must satisfy at interfaces of damaged and damage free regions, i.e.,
and the boundary conditions at the source and drain edges are
where V bi is the built-in potential of the source/drain junction. Applying these conditions in (10a), we can solve to obtain: 
